
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

PROJECT REVISION: DOCUMENT REVISION: DESIGN ITEM: 4a74de86abeed4c235a77bc65b5e675000d7432c0ea51df00fe3c1041d


TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: FILE NAME Top.SchDoc SHEET 1 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

PROJECT REVISION: DOCUMENT REVISION: DESIGN ITEM ID: 4a74de86abeed4c235a77a


TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: FILE NAME CAN1.SchDoc SHEET 2 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT: Altium

PROJECT REVISION: | DOCUMENT REVISION: | DESIGN ITEM ID: 4a74de86abeed4c235a77a[illegible]d500a6a357f9c92bd6


TITLE: *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: | FILE NAME: CAN2.SchDoc | SHEET 3 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT: Altium

PROJECT REVISION: | DOCUMENT REVISION: | DESIGN ITEM ID: 4a74de86abeed4c235a77a


TITLE: *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: | FILE NAME: IMU_ISM330ISN.SchDoc | SHEET 4 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

PROJECT REVISION: DOCUMENT REVISION: DESIGN ITEM: 4a74de86abeed4c235a77a[illegible]500a6a357f9c92bd6

TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: FILE NAME MAG_MMC5983MA.SchDoc SHEET 5 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED

Top[3A], MCU_Power[3A] nRESET → nRESET
Top[3A], Ports[4D] BOOT0 → BOOT0

Watchdog
Watchdog.SchDoc
DONE
nRESET
WAKE

Crystals
Crystals.SchDoc
PH0
PH1
PC14
PC15

MASTER_SPI
Top[3B] MASTER_SPI
SPI1: MISO SPI1_MISO, MOSI SPI1_MOSI, SCK SPI1_SCK
SPI2: MISO SPI2_MISO, MOSI SPI2_MOSI, SCK SPI2_SCK
SPI3: MISO SPI3_MISO, MOSI SPI3_MOSI, SCK SPI3_SCK

MASTER_I2C
Top[4C] MASTER_I2C
I2C1: SCL I2C1_SCL, SDA I2C1_SDA
I2C2: SCL I2C2_SCL, SDA I2C2_SDA
I2C3: SCL I2C3_SCL, SDA I2C3_SDA

MASTER_CAN
Top[4A] MASTER_CAN
CAN1: RX CAN1_RX, TX CAN1_TX
CAN2: RX CAN2_RX, TX CAN2_TX

MASTER_UART
Top[4C] MASTER_UART
UART_A: CTS USART2_CTS, RTS USART2_RTS, RX A_2_OBC, TX OBC_2_A
UART_B: CTS USART3_CTS, RTS USART3_RTS, RX B_2_OBC, TX OBC_2_B
UART_C: RX ESP_2_OBC, TX OBC_2_EPS
UART_D: RX SR_2_OBC, TX OBC_2_SR

USART1
Top[3D] USART1
RX DEBUG_2_OBC, TX OBC_2_DEBUG

LPUART1
Top[3D] LPUART1
RX GPS_2_OBC, TX OBC_2_GPS

U0B
STM32L496ZGT6

ADC1_INP5	34	PA0	PC0	26	ADC3_INP1
ADC1_INP6	35	PA1	PC1	27	ADC3_INP2
ADC1_INP7	36	PA2	PC2	28	ADC3_INP3
ADC1_INP8	37	PA3	PC3	29	ADC3_INP4
ADC1_INP9	40	PA4	PC4	44	USART3_TX
ADC1_INP10	41	PA5	PC5	45	USART3_RX
ADC1_INP11	42	PA6	PC6	96	nCS_MRAM1
ADC1_INP12	43	PA7	PC7	97	GPIO09
GPIO13	100	PA8	PC8	98	GPIO14
USART1_TX	101	PA9	PC9	99	I2C3_SDA
OTG_ID	102	PA10	PC10	111	UART4_TX
OTG_DM	103	PA11	PC11	112	UART4_RX
OTG_DP	104	PA12	PC12	113	UART5_TX
TDI	105	PA13	PC13	7	
SWCLK	109	PA14	PC14-OSC32 IN	8	PC14
SWDIO	110	PA15	PC15-OSC32 OUT	9	PC15
nCS_ISM330ISN	46	PB0	PD0	114	CAN1_RX
USART3_RTS	47	PB1	PD1	115	CAN1_TX
INT1_ISM330ISN	48	PB2	PD2	116	UART5_RX
SWO	133	PB3	PD3	117	USART2_CTS
TRST	134	PB4	PD4	118	USART2_RTS
DEBUG_LED4	135	PB5	PD5	119	USART2_TX
DEBUG_LED5	136	PB6	PD6	122	USART2_RX
USART1_RX	137	PB7	PD7	123	DEBUG_LED1
DEBUG_LED6	139	PB8	PD8	7	DRDY_MMC5983MA
DEBUG_LED7	140	PB9	PD9	8	nCS_MMC5983MA
SPI2_SCK	69	PB10	PD10	9	GPIO06
LPUART1_TX	70	PB11	PD11	80	USART3_CTS
CAN2_RX	73	PB12	PD12	81	GPIO05
CAN2_TX	74	PB13	PD13	82	GPIO04
SPI2_MISO	75	PB14	PD14	85	nCS_MRAM2
SPI2_MOSI	76	PB15	PD15	86	GPIO01

U0C
STM32L496ZGT6

DEBUG_LED8	141	PE0	PG0	56	
	142	PE1	PG1	57	GPIO16
SPI1_nCS3	1	PE2	PG2	88	GPIO08
SPI1_nCS2	2	PE3	PG3	89	GPIO12
	3	PE4	PG4	90	GPIO07
	4	PE5	PG5	91	GPIO11
	5	PE6	PG6	92	GPIO10
GPIO03	58	PE7	PG7	93	I2C3_SCL
GPIO15	59	PE8	PG8	124	LPUART1_RX
GPIO02	60	PE9	PG9	125	SPI3_SCK
	61	PE10	PG10	126	SPI3_MISO
QUADSPI_BK1_NCS	62	PE11	PG11	127	SPI3_MOSI
	63	PE12	PG12	128	DEBUG_LED2
SPI1_SCK	64	PE13	PG13	129	I2C1_SDA
SPI1_MISO	65	PE14	PG14	132	I2C1_SCL
SPI1_MOSI	66	PE15	PG15		DEBUG_LED3
I2C2_SDA	10	PF0	PH0-OSC IN	23	PH0
I2C2_SCL	11	PF1	PH1-OSC OUT	24	PH1
	12	PF2	PH3-BOOT0	138	BOOT0
SPI1_nCS1	13	PF3			
WAKE	14	PF4			
DONE	15	PF5			
QUADSPI_BK1_IO3	16	PF6			
QUADSPI_BK1_IO2	17	PF7			
QUADSPI_BK1_IO0	20	PF8			
QUADSPI_BK1_IO1	21	PF9			
QUADSPI_CLK	22	PF10			
INT2_ISM330ISN	49	PF11			
nRESET_GPS	50	PF12			
	51	PF13			
	52	PF14			
	53	PF15			

PC104_GPIO
GPIO01 … GPIO16 → PC104_GPIO → Top[4C]

PORTS_GPIO
SPI1_nCS1, SPI1_nCS2, SPI1_nCS3, nRESET_GPS, OTG_ID, OTG_DM, OTG_DP, GPIO01 … GPIO16 → PORTS_GPIO → Top[3D]

SENSORS_GPIO
nCS_ISM330ISN, INT1_ISM330ISN, INT2_ISM330ISN, nCS_MMC5983MA, DRDY_MMC5983MA, nCS_MRAM1, nCS_MRAM2, GPIO01 … GPIO07 → SENSORS_GPIO → Top[3B]

QUAD_SPI
QUADSPI_BK1_IO0, QUADSPI_BK1_IO1, QUADSPI_BK1_IO2, QUADSPI_BK1_IO3, QUADSPI_CLK, QUADSPI_BK1_NCS, IO0 … IO3, CLK, NCS → QUAD_SPI → Top[3C], NOR_FLASH[3C]

JTAG
nRESET, SWCLK, SWDIO, SWO, TDI, TRST → JTAG → Top[3D]

ADC
ADC1_INP5, ADC1_INP6, ADC1_INP7, ADC1_INP8, ADC1_INP9, ADC1_INP10, ADC1_INP11, ADC1_INP12, ADC1_1 … ADC1_8 → ADC → Top[4C]

DEBUG_LED
DEBUG_LED1 … DEBUG_LED8 → DEBUG_LED → Top[3D]

MCU_Power
MCU_Power.SchDoc
nRESET

U11 SN74LVC2G34DRLR
VDD_MCU, A_2_OBC, B_2_OBC; GND; USART2_RX, USART3_RX

U12 SN74LVC2G34DRLR
VDD_MCU, SR_2_OBC, ESP_2_OBC; GND; UART5_RX, UART4_RX

U13 SN74LVC2G34DRLR
VDD_MCU, DEBUG_2_OBC, GPS_2_OBC; GND; USART1_RX, LPUART1_RX

OBC_2_A	R7	100 ohm	USART2_TX
OBC_2_B	R8	100 ohm	USART3_TX
OBC_2_EPS	R9	100 ohm	UART4_TX
OBC_2_SR	R10	100 ohm	UART5_TX
OBC_2_DEBUG	R11	100 ohm	USART1_TX
OBC_2_GPS	R12	100 ohm	LPUART1_TX


APPROVALS	DATE
ENG: *	--/--/--
DSN: *	--/--/--
CHK: *	--/--/--

REFERENCE DOCUMENTS
BOM:
ASSY DWG:
FAB DWG:
PCB DWG:

PROJECT: *
PROJECT REVISION: DOCUMENT REVISION: DESIGN ITEM:
TITLE: *
SIZE: A3 | CAGE CODE | DWG NO. | REV
SCALE: | FILE NAME: MCU.SchDoc | SHEET 6 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT: Altium

PROJECT REVISION: | DOCUMENT REVISION: | DESIGN ITEM ID: 4a74de86abeed4c235a77a[illegible]d500a6a357f9c92bd6


TITLE: *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: | FILE NAME: Crystals.SchDoc | SHEET 7 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

PROJECT REVISION: DOCUMENT REVISION: DESIGN ITEM ID: 4a74de86abeed4c235a77a


TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: FILE NAME MCU_Power.SchDoc SHEET 8 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

PROJECT REVISION: DOCUMENT REVISION: DESIGN ITEM ID: 4a74de86abeed4c235a77a0d5[illegible]


TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: FILE NAME Watchdog.SchDoc SHEET 9 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

PROJECT REVISION: DOCUMENT REVISION: DESIGN ITEM ID: 4a74de86abeed4c235a77a0d5e2f0723d6f0f3d2d500a6a357f9c92bd6


TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: FILE NAME MRAM_MR25H40.SchDoc SHEET 10 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

PROJECT REVISION: DOCUMENT REVISION: DESIGN ITEM: 4a74de86abeed4c235a77a


TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: FILE NAME MRAM_MR25H40.SchDoc SHEET 10 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT: Altium

PROJECT REVISION: | DOCUMENT REVISION: | DESIGN ITEM ID: 4a74de86abeed4c235a77a


TITLE: *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: | FILE NAME: NOR_FLASH.SchDoc | SHEET 11 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

PROJECT REVISION: DOCUMENT REVISION: DESIGN ITEM:


TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: FILE NAME PC104_52-52.SchDoc SHEET 12 OF 13

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

PROJECT REVISION: DOCUMENT REVISION: DESIGN ITEM ID:

4a74de8abeed4c235a77ebb5ac5d00c5a208a98ad73e

TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: FILE NAME Ports.SchDoc SHEET 13 OF 13

Board Stack Report